

Probe signal map: Below are signal and clock mapping for the designated probe connectors

J5					
Assigned	Pin	Signal	Signal	Pin	Assigned
NC	1	NC	NC	2	NC
NC	3	NC	NC	4	NC
NC	5	CLK0	CLK1	6	NC
	7	D15	D15	8	GBTCLK0-M2C- J40 - SS18
	9	D14	D14	10	GBTCLK0-M2C- J41 - SS19
	11	D13	D13	12	
	13	D12	D12	14	
	15	D11	D11	16	
	17	D10	D10	18	
	19	D9	D9	20	
	21	D8	D8	22	
	23	D7	D7	24	
	25	D6	D6	26	
LA33-N	27	D5	D5	28	LA32-N
LA33-P	29	D4	D4	30	LA32-P
	31	D3	D3	32	
	33	D2	D2	34	
DP0-C2M-N	35	D1	D1	36	
DP0-C2M-P	37	D0	D0	38	
		GND(Ce	nter Tab)		

* CC and MC signals connected via SS18 & SS19. Signal measurement (or external stimulus) may be done via IPEX J40 and IPEX 41 connectors

J7					
Assigned	Pin	Signal	Signal	Pin	Assigned
NC	1	NC	NC	2	NC
NC	3	NC	NC	4	NC
NC	5	CLK0	CLK1	6	NC
LA07-N	7	D15	D15	8	LA15-
LA07-P	9	D14	D14	10	LA15-
LA06-N	11	D13	D13	12	LA14-N
LA06-P	13	D12	D12	14	LA14-P
LA05-N	15	D11	D11	16	LA13-
LA05-P	17	D10	D10	18	LA13-
LA04-N	19	D9	D9	20	LA12-N
LA04-P	21	D8	D8	22	LA12-P
LA03-N	23	D7	D7	24	LA11-
LA03-P	25	D6	D6	26	LA11-
LA02-N	27	D5	D5	28	LA10-N
LA02-P	29	D4	D4	30	LA10-P
LA01-N - R21 *	31	D3	D3	32	LA09-
LA01-P - R23 *	33	D2	D2	34	LA09-
LA00-N - R20 *	35	D1	D1	36	LA08-N
LA00-P - R22 *	37	D0	D0	38	LA08-P
		011010	I		
		GND(Ce	enter Tab)		

* External IPEX J45, J46 feeds LA00-NP via R20/R22 or LA01-NP via R21/R23

LA16-P GND(Center Tab

* External IPEX J47, J48 feeds LA17-NP via R24/R26 or LA18-NP via R25/R27

2 3P3 4 VADJ

J23				
Assigned	Pin	Pin	Assigned	
TDI	1	2	TDO	
3P3VAUX	3	4	TCK	
12C-SCL	5	6	TRST-L	
I2C-SDA	7	8	TMS	

PG-C2M	1	2	3P3*			
10 K O / P17) pullup resistor to 202 supply rail						

source. The SSxx Can be replaced by bead, ac coupling cap or filter.

+ IPEX connector access to the probe connector. The SSxx (0402 SMD package) enables MC Signal


++ Probe clock can be supplied from listed source, IPEX connector (if Jxx is listed) (X - Rx) and (Y-Ry) where X is the signal source followed by the enabled resistor, Rx. The Rx (0 Ω 0402 SMD package) must be

installed in order to enable the signal as clock to the probe. Please see "Clock routing technique" section for

HPC (LPC) 0- 3.3V 4A (2A) Adjustable supply voltage from CC to the IO MC module. Reference voltage used by the bank A data pins, LAxx, HAxx. No Connect if Bank A reference voltage is not required. VREF-A-M2C 0 - VADJ 1mA* 3.3V 20mA* uxiliary power supply from CC to the IO MC module. 3.3V Power supply from CC to the IO MC module. 12.0V Power supply from CC to the IO MC module.

NA: Not available for LPC connector CC: Carrier Card (Host) MC: Mezzanine Card

ZX182M-LPC Bottom



ZX182M-LPC Top



ALL ZEBAX products are RoHS compliant and Lead Free unless otherwise indicated.

ZEBAX TECHNOLOGIES

SANTA CRUZ, CA U.S.A (831) 2 2 2 - 0717 WWW.ZEBAX.COM

SPECIFIED DIMENSIONS ARE INCHES (MM). ROHS COMPLIANT

ASSEMBLY DRAWING

ITEM: ZX182M-LPC

DESCRIPTION: FMC VITA 57.1 LPC test board Agilent Tektronix Mictor or Flying Leads probe passive mezzanine

CHECKED:

DRAWN: **SLAVIK** REVISSION: 1.0 SHEET: 3 OF 3 Ε

C

В

ALL ZEBAX TECHNOLOGIES DESIGN SPECIFICATIONS, DRAWINGS, PUBLICATIONS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." ZEBAX MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NO INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE.

Information furnished is believed to be accurate and reliable. However, Zebax Technologies assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties that may result from its use. Specifications mentioned in this publication are subject to change without notice. This publication replaces all other information previously supplied. Zebax Technologies products are not authorized as in life support devices or systems.

M. MARINA

8 J2

^{*} Due to supply rail's max. current limitation, the onboard LED indicator is populated but the current limiting resistor is NOT populated